Job Description
4+ years of experience in Design verification
Experience in System Verilog and UVM
Experience in IP, SoC level verification
Experience in Scripting, perl or python
Good debugging skills
Experience in System Verilog and UVM
Experience in IP, SoC level verification
Experience in Scripting, perl or python
Good debugging skills